View CY7C1480BV33-200AXC_5567800.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

cy7c1480bv33, cy7c148 2bv33, cy7c1486bv33 72-mbit (2 m 36/4 m 18/1 m 72) pipelined sync sram cypress semiconductor corporation ? 198 champion court ? san jose , ca 95134-1709 ? 408-943-2600 document number: 001-15145 rev. *f revised june 30, 2011 72-mbit (2 m 36/4 m 18/1 m 72) pipelined sync sram features supports bus operation up to 250 mhz available speed grades are 250, 200, and 167 mhz registered inputs and outputs for pipelined operation 3.3 v core power supply 2.5 v/3.3 v i/o operation fast clock-to-output times ? 3.0 ns (for 250 mhz device) provide high performance 3-1-1-1 access rate user selectable burst counter supporting intel ? pentium ? interleaved or linear burst sequences separate processor and controller address strobes synchronous self timed writes asynchronous output enable single cycle chip deselect cy7c1480bv33, cy7c1482bv33 available in jedec- standard pb-free 100-pin thin quad flat pack (tqfp), pb-free and non pb-free 165-ball fine-pitch ball grid array (fbga) package. cy7c1486bv33 available in pb-free and non-pb-free 209-ball fbga package ieee 1149.1 jtag-compatible boundary scan ?zz? sleep mode option functional description the cy7c1480bv33, cy7c1482bv33, and cy7c1486bv33 sram integrates 2 m 36/4 m 18/1 m 72 sram cells with advanced synchronous peripheral circuitry and a 2-bit counter for internal burst operation. all synchronous inputs are gated by registers controlled by a positive-edge-triggered clock input (clk). the synchronous inputs include all addresses, all data inputs, address-pipelining chip enable (ce 1 ), depth-expansion chip enables (ce 2 and ce 3 ), burst control inputs (adsc , adsp , and adv ), write enables (bw x , and bwe ), and global write (gw ). asynchronous inputs include the output enable (oe ) and the zz pin. addresses and chip enables are registered at the rising edge of the clock when either address strobe processor (adsp ) or address strobe controller (adsc ) are active. subsequent burst addresses may be internally generated as controlled by the advance pin (adv ). address, data inputs, and write controls are registered on-chip to initiate a self timed write cycl e.this part supports byte write operations (see sections pin definitions on page 8 and truth table on page 11 for further details). write cycles can be one to two or four bytes wide as contro lled by the byte write control inputs. gw when active low causes all bytes to be written. the cy7c1480bv33, cy7c1482bv33, and cy7c1486bv33 operates from a +3.3 v core power supply while all outputs may operate with either a +2.5 or +3.3 v supply. all inputs and outputs are jedec standard jesd8-5 compatible. for best practices recommendations, refer to the cypress application note an1064 ?sram system guidelines?. selection guide description 250 mhz 200 mhz 167 mhz unit maximum access time 3.0 3.0 3.4 ns maximum operating current 500 500 450 ma maximum cmos standby current 120 120 120 ma [+] feedback
cy7c1480bv33, cy7c14 82bv33, cy7c1486bv33 document number: 001-15145 rev. *f page 2 of 36 logic block diagram ? cy7c1480bv33 (2 m 36) logic block diagram ? cy7c1482bv33 (4 m 18) address register adv clk burst counter and logic clr q1 q0 adsp adsc mode bwe gw ce 1 ce 2 ce 3 oe enable register output registers sense amps output buffers e pipelined enable input registers a 0, a1, a bw b bw c bw d bw a memory array dqs dqp a dqp b dqp c dqp d sleep control zz a [1:0] 2 dq a , dqp a byte write register dq b , dqp b byte write register dq c , dqp c byte write register dq d , dqp d byte write register dq a , dqp a byte write driver dq b , dqp b byte write driver dq c , dqp c byte write driver dq d ,dqp d byte write driver a 0, a1, a address register adv clk burst counter and logic clr q1 q0 adsc bw b bw a ce 1 dq b, dqp b write register dq a, dqp a write register enable register oe sense amps memory array adsp 2 mode ce2 ce3 gw bwe pipelined enable dqs dqp a dqp b output registers input registers e dq a, dqp a write driver output buffers dq b, dqp b write driver a[1:0] zz sleep control [+] feedback
cy7c1480bv33, cy7c14 82bv33, cy7c1486bv33 document number: 001-15145 rev. *f page 3 of 36 logic block diagram ? cy7c1486bv33 (1 m 72) bw d bw c bw b bw a bwe gw ce1 ce2 ce3 oe enable register pipelined enable address register adv clk binary counter clr q1 q0 adsp adsc mode a 0, a1,a a[1:0] bw f bw e bw h bw g dqs dqp a dqp b dqp c dqp d dqp e dqp f dqp g dqp h output registers memory array output buffers e dq a , dqp a write driver dq b , dqp b write driver dq c , dqp c write driver dq d , dqp d write driver input registers byte a write driver dq e , dqp e write driver dq f , dqp f write driver dq g , dqp g write driver dq h , dqp h write driver sense amps sleep control zz dq a , dqp a write driver dq b , dqp b write driver dq c , dqp c write driver dq d , dqp d write driver dq e , dqp e write driver dq f , dqp f write driver dq f , dqp f write driver dq h , dqp h write driver [+] feedback
cy7c1480bv33, cy7c14 82bv33, cy7c1486bv33 document number: 001-15145 rev. *f page 4 of 36 contents pin configurations ........................................................... 5 pin definitions .................................................................. 8 functional overview ........................................................ 9 single read accesses ................................................ 9 single write accesses initia ted by adsp ................... 9 single write accesses initiate d by adsc ................. 10 burst sequences ....................................................... 10 sleep mode ............................................................... 10 interleaved burst address table (mode = floating or vdd) ............................................. 10 linear burst address table (mode = gnd) ................ 10 zz mode electrical characteristics ............................... 10 truth table ...................................................................... 11 truth table for read/write ............................................ 12 truth table for read/write ............................................ 12 truth table for read/write ............................................ 12 ieee 1149.1 serial boundary sc an (jtag) ... ........... .... 13 disabling the jtag feature ...................................... 13 test access port (tap) ............................................. 13 performing a tap r eset .......... .............. .......... 13 tap registers ...................................................... 13 tap instruction set ................................................... 14 tap controller state diagram ....................................... 15 tap controller block diagram ...................................... 16 3.3-v tap ac test conditions ...................................... 17 3.3-v tap ac output load equivalent ......................... 17 2.5-v tap ac test conditions ...................................... 17 2.5-v tap ac output load equivalent ......................... 17 tap dc electrical characteristics and operating conditions ............................................. 17 tap ac switching characteristics ............................... 18 tap timing ...................................................................... 18 identification register definitions ................................ 19 scan register sizes ....................................................... 19 identification codes ....................................................... 19 boundary scan exit order (2 m 36) ........................... 20 boundary scan exit order (4 m 18) ........................... 20 boundary scan exit order (1 m 72) ........................... 21 maximum ratings ........................................................... 22 operating range ............................................................. 22 electrical characteristics ............................................... 22 capacitance .................................................................... 23 thermal resistance ........................................................ 23 switching characteristics .............................................. 25 switching waveforms .................................................... 26 ordering information ...................................................... 30 ordering code definitions ..... .................................... 30 package diagrams .......................................................... 31 reference information ................................................... 34 acronyms .................................................................. 34 document conventions ......... .................................... 34 document history page ................................................. 35 sales, solutions, and legal information ...................... 36 worldwide sales and design s upport ......... .............. 36 products .................................................................... 36 psoc solutions ......................................................... 36 [+] feedback
cy7c1480bv33, cy7c14 82bv33, cy7c1486bv33 document number: 001-15145 rev. *f page 5 of 36 pin configurations dqp b dq b dq b v ddq v ssq dq b dq b dq b dq b v ssq v ddq dq b dq b v ss nc v dd zz dq a dq a v ddq v ssq dq a dq a dq a dq a v ssq v ddq dq a dq a dqp a dqp c dq c dqc v ddq v ssq dq c dq c dq c dq c v ssq v ddq dq c dq c v dd nc v ss dq d dq d v ddq v ssq dq d dq d dq d dq d v ssq v ddq dq d dq d dqp d a a ce 1 ce 2 bw d bw c bw b bw a ce 3 v dd v ss clk gw bwe oe adsc adsp adv a a 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 80 79 78 77 76 75 74 73 72 71 70 69 68 67 66 65 64 63 62 61 60 59 58 57 56 55 54 53 52 51 100 99 98 97 96 95 94 93 92 91 90 89 88 87 86 85 84 83 82 81 cy7c1480bv33 (2 m 36) nc a a a a a 1 a 0 a a v ss v dd a a a a a a a a a nc nc v ddq v ssq nc dqp a dq a dq a v ssq v ddq dq a dq a v ss nc v dd zz dq a dq a v ddq v ssq dq a dq a nc nc v ssq v ddq nc nc nc nc nc nc v ddq v ssq nc nc dq b dq b v ssq v ddq dq b dq b v dd nc v ss dq b dq b v ddq v ssq dq b dq b dqp b nc v ssq v ddq nc nc nc a a ce 1 ce 2 nc nc bw b bw a ce 3 v dd v ss clk gw bwe oe adsc adsp adv a a 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 80 79 78 77 76 75 74 73 72 71 70 69 68 67 66 65 64 63 62 61 60 59 58 57 56 55 54 53 52 51 100 99 98 97 96 95 94 93 92 91 90 89 88 87 86 85 84 83 82 81 mode cy7c1482bv33 (4 m 18) nc a a a a a a 1 a 0 a a v ss v dd a a a a a a a a mode a figure 1. cy7c1480bv33 100-pin tqfp pinout fi gure 2. cy7c1482bv33 100-pin tqfp pinout [+] feedback
cy7c1480bv33, cy7c14 82bv33, cy7c1486bv33 document number: 001-15145 rev. *f page 6 of 36 pin configurations (continued) 165-ball fbga (15 17 1.4 mm) pinout cy7c1480bv33 (2 m 36) cy7c1482bv33 (4 m 18) 234 567 1 a b c d e f g h j k l m n p r tdo nc/288m nc/144m dqp c dq c dqp d nc dq d ce 1 bw b ce 3 bw c bwe a ce2 dq c dq d dq d mode nc dq c dq c dq d dq d dq d a a v ddq bw d bw a clk gw v ss v ss v ss v ss v ddq v ss v dd v ss v ss v ss a v ss v ss v ss v ddq v ddq nc v ddq v ddq v ddq v ddq a a v dd v ss v dd v ss v ss v ddq v dd v ss v dd v ss v dd v ss v ss v ss v dd v dd v ss v dd v ss v ss nc tck v ss tdi a a dq c v ss dq c v ss dq c dq c nc v ss v ss v ss v ss nc v ss a1 dq d dq d nc nc v ddq v ss tms 891011 a adv a adsc nc oe adsp a nc/576m v ss v ddq nc/1g dqp b v ddq v dd dq b dq b dq b nc dq b nc dq a dq a v dd v ddq v dd v ddq dq b v dd nc v dd dq a v dd v ddq dq a v ddq v dd v dd v ddq v dd v ddq dq a v ddq a a v ss a a a dq b dq b dq b zz dq a dq a dqp a dq a a v ddq a a0 a v ss 234 567 1 a b c d e f g h j k l m n p r tdo nc/288m nc/144m nc nc dqp b nc dq b a ce 1 nc ce 3 bw b bwe a ce2 nc dq b dq b mode nc dq b dq b nc nc nc a a v ddq nc bw a clk gw v ss v ss v ss v ss v ddq v ss v dd v ss v ss v ss a v ss v ss v ss v ss v ddq v ddq nc v ddq v ddq v ddq v ddq a a v dd v ss v dd v ss v ss v ddq v dd v ss v dd v ss v dd v ss v ss v ss v dd v dd v ss v dd v ss v ss nc tck a0 v ss tdi a a dq b v ss nc v ss dq b nc nc v ss v ss v ss v ss nc v ss a1 dq b nc nc nc v ddq v ss tms 891011 a adv a adsc a oe adsp a nc/576m v ss v ddq nc/1g dqp a v ddq v dd nc dq a dq a nc nc nc dq a nc v dd v ddq v dd v ddq dq a v dd nc v dd nc v dd v ddq dq a v ddq v dd v dd v ddq v dd v ddq nc v ddq a a v ss a a a dq a nc nc zz dq a nc nc dq a a v ddq a [+] feedback
cy7c1480bv33, cy7c14 82bv33, cy7c1486bv33 document number: 001-15145 rev. *f page 7 of 36 pin configurations (continued) cy7c1486bv33 (1 m 72) 209-ball fbga (14 22 1.76 mm) pinout a b c d e f g h j k l m n p r t u v w 123456789 11 10 dq g dq g dq g dq g dq g dq g dq g dq g dq c dq c dq c dq c nc dqp g dq h dq h dq h dq h dq d dq d dq d dq d dqp d dqp c dq c dq c dq c dq c nc dq h dq h dq h dq h dqp h dq d dq d dq d dq d dq b dq b dq b dq b dq b dq b dq b dq b dq f dq f dq f dq f nc dqp f dq a dq a dq a dq a dq e dq e dq e dq e dqp a dqp b dq f dq f dq f dq f nc dq a dq a dq a dq a dqp e dq e dq e dq e dq e a adsp adv a nc nc a aaa a aa aa a a1 a0 a aa aa a nc/144m nc/288m nc/576m gw nc nc bws b bws f bws e bws a bws c bws g bws d bws h tms tdi tdo tck nc nc mode nc v ss v ss nc clk nc v ss v dd v dd v dd v dd v dd v dd v dd v dd v dd v dd v dd v dd v dd v ss v ss v ss v ss v ss v ss v ss v ss nc/1g v dd nc oe ce 3 ce 1 ce 2 adsc bwe v ss v ss v ss v ss v ss v ss v ss zz v ss v ss v ss v ss nc v ddq v ss v ss nc v ss v ss v ss v ss v ss v ss nc v ss v ddq v ddq v ddq v ddq v ddq nc v ddq v ddq v ddq v ddq nc v ddq v ddq v ddq v ddq nc v ddq v ddq v ddq v ddq v ddq v ddq v ddq v ddq v ddq v ddq [+] feedback
cy7c1480bv33, cy7c14 82bv33, cy7c1486bv33 document number: 001-15145 rev. *f page 8 of 36 pin definitions pin name i/o description a 0 , a 1 , a input- synchronous address inputs used to select one of the address locations . sampled at the rising edge of the clk if adsp or adsc is active low, and ce 1 , ce 2 , and ce 3 are sampled active. a1: a0 are fed to the 2-bit counter. bw a ,bw b ,bw c ,bw d , bw e ,bw f ,bw g ,bw h input- synchronous byte write select inputs, active low . qualified with bwe to conduct byte writes to the sram. sampled on the rising edge of clk. gw input- synchronous global write enable input, active low . when asserted low on the rising edge of clk, a global write is conducted (all bytes are written, regardless of the values on bw x and bwe ). bwe input- synchronous byte write enable input, active low . sampled on the rising edge of clk. this signal must be asserted low to conduct a byte write. clk input- clock clock input . used to capture all synchronous inputs to the device. also used to increment the burst counter when adv is asserted low during a burst operation. ce 1 input- synchronous chip enable 1 input, active low . sampled on the rising edge of clk. used in conjunction with ce 2 and ce 3 to select or deselect the device. adsp is ignored if ce 1 is high. ce 1 is sampled only when a new external address is loaded. ce 2 input- synchronous chip enable 2 input, active high . sampled on the rising edge of clk. used in conjunction with ce 1 and ce 3 to select or deselect the device. ce 2 is sampled only when a new external address is loaded. ce 3 input- synchronous chip enable 3 input, active low . sampled on the rising edge of clk. used in conjunction with ce 1 and ce 2 to select or deselect the device. ce 3 is sampled only when a new external address is loaded. oe input- asynchronous output enable, asynchronous input, active low . controls the direction of the i/o pins. when low, the i/o pins behave as outputs. when deasserted high, i/o pins are tri-stated, and act as input data pins. oe is masked during the fi rst clock of a read cycle when emerging from a deselected state. adv input- synchronous advance input signal, sampled on the rising edge of clk, active low . when asserted, it automatic ally increments the address in a burst cycle. adsp input- synchronous address strobe from processor, sampled on the rising edge of clk, active low . when asserted low, addresses presented to the device are captured in the address registers. a1: a0 are also loaded into the burst counter. when adsp and adsc are both asserted, only adsp is recognized. asdp is ignored when ce 1 is deasserted high. adsc input- synchronous address strobe from controller, sampled on the rising edge of clk, active low . when asserted low, addresses presented to the device are captured in the address registers. a1: a0 are also loaded into the burst counter. when adsp and adsc are both asserted, only adsp is recognized. zz input- asynchronous zz ?sleep? input, active high . when asserted high, places the device in a non-time-critical ?sleep? condition with data integrity preserved. for normal operation, this pin must be low or left floating. zz pin has an internal pull-down. dqs, dqps i/o- synchronous bidirectional data i/o lines . as inputs, they feed into an on-chip data register that is triggered by the rising edge of clk. as output s, they deliver the data contained in the memory location specified by the addresses pr esented during the previous clock rise of the read cycle. the direction of the pins is controlled by oe . when oe is asserted low, the pins behave as outputs. when high, dqs and dqp x are placed in a tri-state condition. v dd power supply power supply inputs to the core of the device . v ss ground ground for the core of the device . v ssq [1] i/o ground ground for the i/o circuitry . note 1. applicable for tqfp package. for bga package v ss serves as ground for the core and the i/o circuitry. [+] feedback
cy7c1480bv33, cy7c14 82bv33, cy7c1486bv33 document number: 001-15145 rev. *f page 9 of 36 functional overview all synchronous inputs pass through input registers controlled by the rising edge of the clock. all data outputs pass through output registers controlled by the ri sing edge of the clock. maximum access delay from the clock rise (t co ) is 3.0 ns (250 mhz device). the cy7c1480bv33, cy7c1482bv33, and cy7c1486bv33 support secondary cache in syst ems using either a linear or interleaved burst sequence. the interleaved burst order supports pentium and i486 ? processors. the linear burst sequence is suited for processors that use a linear burst sequence. the burst order is user selectable, and is determined by sampling the mode input. accesses may be initiated with the processor address strobe (adsp ) or the controller address strobe (adsc ). address advancement through the burst sequence is controlled by the adv input. a two-bit on-chip wraparound burst counter captures the first address in a burst sequence and automatically increments the address for the rest of the burst access. byte write operations are qualif ied with the byte write enable (bwe ) and byte write select (bw x ) inputs. a global write enable (gw ) overrides all byte write inputs and writes data to all four bytes. all writes are simplified with on-chip synchronous self-timed write circuitry. three synchronous chip selects (ce 1 , ce 2 , and ce 3 ) and an asynchronous output enable (oe ) provide easy bank selection and output tri-state control. adsp is ignored if ce 1 is high. single read accesses this access is initiated when the following conditions are satisfied at clock rise: (1) adsp or adsc is asserted low, (2) ce 1 , ce 2 , ce 3 are all asserted active, and (3) the write signals (gw , bwe ) are all deasserted high. adsp is ignored if ce 1 is high. the address presented to the address inputs (a) is stored into the address ad vancement logic and the address register while being presented to the memory array. the corresponding data is allowed to propagate to the input of the output registers. at the rising edge of the next clock the data is allowed to propagate through the output register and onto the data bus within 3.0 ns (250 mhz device) if oe is active low. the only exception occurs when the sram is emerging from a deselected state to a selected state; it s outputs are always tri-stated during the first cycle of the access. after the first cycle of the access, the outputs are controlled by the oe signal. consecutive single read cycles are supported. after the sram is deselected at clock rise by the chip select and either adsp or adsc signals, its output tri-states immediately. single write accesses initiated by adsp this access is initiated when both of the following conditions are satisfied at clock rise: (1) adsp is asserted low, and (2) ce 1 , ce 2 , ce 3 are all asserted active. the address presented to a is loaded into the address register and the address advancement logic while being delivered to the memory array. the write signals (gw , bwe , and bw x ) and adv inputs are ignored during this first cycle. adsp triggered write accesses require two clock cycles to complete. if gw is asserted low on th e second clock rise, the data presented to the dqs inputs is written into the corre- sponding address location in the memory array. if gw is high, then the write operation is controlled by bwe and bw x signals. the cy7c1480bv33, cy7c1482bv33, and cy7c1486bv33 provide byte write capability t hat is described in the section truth table for read/write on page 12 . asserting the byte write enable input (bwe ) with the selected byte write (bw x ) input, selectively writes to only the desired bytes. bytes not selected during a byte write operation remain unaltered. a synchronous self-timed write mechanism is provided to simplify the write operations. because the cy7c1480bv33, cy7c1482bv33, and cy7c1486bv33 are a common i/o device, the output enable (oe ) must be deasserted high before presenting data to the v ddq i/o power supply power supply for the i/o circuitry . mode input static selects burst order . when tied to gnd selects linear burst sequence. when tied to v dd or left floating selects interleaved burst se quence. this is a strap pin and must remain static during device operation. mode pin has an internal pull-up. tdo jtag serial output synchronous serial data-out to the jtag circuit . delivers data on the negative edge of tck. if the jtag feature is not used, this pin must be disconnected. this pin is not available on tqfp packages. tdi jtag serial input synchronous serial data-in to the jtag circuit . sampled on the rising edge of tck. if the jtag feature is not used, this pin c an be disconnected or connected to v dd . this pin is not available on tqfp packages. tms jtag serial input synchronous serial data-in to the jtag circuit . sampled on the rising edge of tck. if the jtag feature is not used, this pin c an be disconnected or connected to v dd . this pin is not available on tqfp packages. tck jtag clock clock input to th e jtag circuitry . if the jtag feature is not used, this pin must be connected to v ss . this pin is not available on tqfp packages. nc ? no connects . not internally connected to the die. 144m, 288m, 576m, and 1g are address expansion pins and are not internally connected to the die. pin definitions (continued) pin name i/o description [+] feedback
cy7c1480bv33, cy7c14 82bv33, cy7c1486bv33 document number: 001-15145 rev. *f page 10 of 36 dqs inputs. doing so tri-states the output drivers. as a safety precaution, dqs are automatically tri-stated whenever a write cycle is detected, regard less of the state of oe . single write accesses initiated by adsc adsc write accesses are initiated when the following conditions are satisfied: (1) adsc is asserted low, (2) adsp is deasserted high, (3) ce 1 , ce 2 , ce 3 are all asserted active, and (4) the appropriate combination of the write inputs (gw , bwe , and bw x ) are asserted active to conduct a write to the desired byte. adsc -triggered write a ccesses require a single clock cycle to complete. the address presented to a is loaded into the address register and the address advancement logic when being delivered to the memory array. the adv input is ignored during this cycle. if a global write is conducted, the data presented to the dqs is written into the corresponding address location in the memory core. if a byte write is conducted, only the selected bytes are written. bytes not selected during a byte write operation remain unaltered. a synchronous self-timed write mechanism is provided to simplify the write operations. because the cy7c1480bv33, cy7c1482bv33, and cy7c1486bv33 are a common i/ o device, the output enable (oe ) must be deasserted high before presenting data to the dqs inputs. doing so tri-states the output drivers. as a safety precaution, dqs are automatically tri-stated whenever a write cycle is detected, regard less of the state of oe . burst sequences the cy7c1480bv33, cy7c1482bv33, and cy7c1486bv33 provide a 2-bit wraparound c ounter, fed by a1: a0, that implements either an interleaved or linear burst sequence. the interleaved burst sequence is des igned specifically to support intel pentium applications. the linear burst sequence is designed to support processors that follow a linear burst sequence. the burst sequence is user selectable through the mode input. asserting adv low at clock rise auto matically increments the burst counter to the next address in the burst sequence. both read and write burst operations are supported. sleep mode the zz input pin is an asynchronous input. asserting zz places the sram in a power conservation ?sleep? mode. two clock cycles are required to enter into or exit from this ?sleep? mode. when in this mode, data int egrity is guaranteed. accesses pending when entering the ?sleep? mode are not considered valid, and the completion of the operation is not guaranteed. the device must be deselected before entering the ?sleep? mode. ce 1 , ce 2 , ce 3 , adsp , and adsc must remain inactive for the duration of t zzrec after the zz input returns low. interleaved burst address table (mode = floating or v dd ) first address a1: a0 second address a1: a0 third address a1: a0 fourth address a1: a0 00 01 10 11 01 00 11 10 10 11 00 01 11 10 01 00 linear burst address table (mode = gnd) first address a1: a0 second address a1: a0 third address a1: a0 fourth address a1: a0 00 01 10 11 01 10 11 00 10 11 00 01 11 00 01 10 zz mode electrical characteristics parameter description test conditions min max unit i ddzz sleep mode standby current zz > v dd ? 0.2 v ? 120 ma t zzs device operation to zz zz > v dd ? 0.2 v ? 2t cyc ns t zzrec zz recovery time zz < 0.2 v 2t cyc ?ns t zzi zz active to sleep current this parameter is sampled ? 2t cyc ns t rzzi zz inactive to exit sleep current this parameter is sampled 0 ? ns [+] feedback
cy7c1480bv33, cy7c14 82bv33, cy7c1486bv33 document number: 001-15145 rev. *f page 11 of 36 truth table the truth table for cy7c1480bv33, cy7c1482bv33, and cy7c1486bv33 follows. [2, 3, 4, 5, 6] operation add. used ce 1 ce 2 ce 3 zz adsp adsc adv write oe clk dq deselect cycle, power-down none h x x l x l x x x l-h tri-state deselect cycle, power-down none l l x l l x x x x l-h tri-state deselect cycle, power-down none l x h l l x x x x l-h tri-state deselect cycle, power-down none l l x l h l x x x l-h tri-state deselect cycle, power-down none l x h l h l x x x l-h tri-state sleep mode, power-down none x x x h x x x x x x tri-state read cycle, begin burst external l h l l l x x x l l-h q read cycle, begin burst external l h l l l x x x h l-h tri-state write cycle, begin burst external l h l l h l x l x l-h d read cycle, begin burst external l h l l h l x h l l-h q read cycle, begin burst external l h l l h l x h h l-h tri-state read cycle, continue burst next x x x l h h l h l l-h q read cycle, continue burst next x x x l h h l h h l-h tri-state read cycle, continue burst next h x x l x h l h l l-h q read cycle, continue burst next h x x l x h l h h l-h tri-state write cycle, continue burst next x x x l h h l l x l-h d write cycle, continue burst next h x x l x h l l x l-h d read cycle, suspend burst current x x x l h h h h l l-h q read cycle, suspend burst current x x x l h h h h h l-h tri-state read cycle, suspend burst current h x x l x h h h l l-h q read cycle, suspend burst current h x x l x h h h h l-h tri-state write cycle, suspend burst current x x x l h h h l x l-h d write cycle, suspend burst current h x x l x h h l x l-h d notes 2. x = do not care, h = logic high, l = logic low. 3. write = l when any one or more byte write enable signals and bwe = l or gw = l. write = h when all byte write enable signals, bwe , gw = h. 4. the dq pins are controlled by the current cycle and the oe signal. oe is asynchronous and is not sampled with the clock. 5. the sram always initiates a read cycle when adsp is asserted, regardless of the state of gw , bwe , or bw x . writes may occur only on subsequent clocks after the adsp or with the assertion of adsc . as a result, oe must be driven high before the start of the write cycle to allow the outputs to tri-state. oe is a do not care for the remainder of the write cycle. 6. oe is asynchronous and is not sampled with the clock rise. it is masked internally during write cycles. during a read cycle all d ata bits are tri-state when oe is inactive or when the device is deselected, and all data bits behave as outputs when oe is active (low). [+] feedback
cy7c1480bv33, cy7c14 82bv33, cy7c1486bv33 document number: 001-15145 rev. *f page 12 of 36 truth table for read/write the read/write truth table for cy7c1480bv33 follows. [7] function (cy7c1480bv33) gw bwe bw d bw c bw b bw a read hhxxxx read hlhhhh write byte a ? (dq a and dqp a ) hlhhhl write byte b ? (dq b and dqp b )hlhhlh write bytes b, a h l h h l l write byte c ? (dq c and dqp c ) hlhlhh write bytes c, a h l h l h l write bytes c, b h l h l l h write bytes c, b, a h l h l l l write byte d ? (dq d and dqp d ) hl lhhh write bytes d, a h l l h h l write bytes d, b h l l h l h write bytes d, b, a h l l h l l write bytes d, c h l l l h h write bytes d, c, a h l l l h l write bytes d, c, b hllllh write all bytes hlllll write all bytes lxxxxx truth table for read/write the read/write truth table for cy7c1482bv33 follows. [7] function (cy7c1482bv33) gw bwe bw b bw a read h h x x read h l h h write byte a ? (dq a and dqp a )hlhl write byte b ? (dq b and dqp b )hllh write bytes b, a h l l l write all bytes h l l l write all bytes l x x x truth table for read/write the read/write truth table for cy7c1486bv33 follows. [7] function (cy7c1486bv33) gw bwe bw x read h h x read h l all bw = h write byte x ? (dq x and dqp x )hll write all bytes h l all bw = l write all bytes l x x note 7. bw x represents any byte write signal bw [0..7].to enable any byte write bw x, a logic low signal must be applied at clock rise. any number of bye writes can be enabled at the same time for any write. [+] feedback
cy7c1480bv33, cy7c14 82bv33, cy7c1486bv33 document number: 001-15145 rev. *f page 13 of 36 ieee 1149.1 serial boundary scan (jtag) the cy7c1480bv33, cy7c1482bv33, and cy7c1486bv33 incorporate a serial boundary scan test access port (tap). this port operates in accordance with ieee standard 1149.1-1990 but does not have the set of functions required for full 1149.1 compliance. these functions from the ieee specification are excluded because their inclusion places an added delay in the critical speed path of the sram . note that the tap controller functions in a manner that does not conflict with the operation of other devices using 1149.1 fully compliant taps. the tap operates using jedec-standard 3. 3 v or 2.5 v i/o logic levels. the cy7c1480bv33, cy7c1482bv33, and cy7c1486bv33 contain a tap controller, instruction register, boundary scan register, bypass register, and id register. disabling the jtag feature it is possible to operate the sram without using the jtag feature. to disable the tap controller, tie tck low (v ss ) to prevent device clocking. tdi and tms are internally pulled up and may be unconnected. they may alternatively be connected to v dd through a pull-up resistor. tdo must be left unconnected. at power-up, the device comes up in a reset state, which does not interfere with the operation of the device. the 0/1 next to each state represents the value of tms at the rising edge of tck. test access port (tap) test clock (tck) the test clock is used only with the tap controller. all inputs are captured on the rising edge of tc k. all outputs are driven from the falling edge of tck. test mode select (tms) the tms input gives commands to the tap controller and is sampled on the rising edge of tck. leave this ball unconnected if the tap is not used. the ball is pulled up internally, resulting in a logic high level. test data-in (tdi) the tdi ball serially inputs information into the registers and can be connected to the input of any of the registers. the register between tdi and tdo is chosen by the instruction that is loaded into the tap instruction register. for information about loading the instruction re gister, see the tap controller state diagram on page 15 . tdi is internally pulled up and can be unconnected if the tap is unused in an applicatio n. tdi is connected to the most significant bit (msb) of any register. (see the tap controller block diagram on page 16 .) test data-out (tdo) the tdo output ball serially cloc ks data-out from the registers. the output is active depending upo n the current state of the tap state machine. the output changes on the falling edge of tck. tdo is connected to the least significant bit (lsb) of any register. (see the tap controller state diagram on page 15 .) performing a tap reset perform a reset by forcing tms high (v dd ) for five rising edges of tck. this reset does not affect the operation of the sram and may be performed while the sram is operating. at power-up, the tap is reset internally to ensure that tdo comes up in a high z state. tap registers registers are connected betw een the tdi and tdo balls and enable data to be scanned into and out of the sram test circuitry. only one register can be selected at a time through the instruction register. data is serially loaded into the tdi ball on the rising edge of tck. data is output on the tdo ball on the falling edge of tck. instruction register three-bit instructions can be serially loaded into the instruction register. this register is loaded when it is placed between the tdi and tdo balls as shown in the tap controller block diagram on page 16 . at power-up, the instructi on register is loaded with the idcode instruction. it is also loaded with the idcode instruction if the controller is pl aced in a reset state, as described in the previous section. when the tap controller is in th e capture-ir state, the two least significant bits are loaded with a binary ?01? pattern to enable fault isolation of the board-level serial test data path. bypass register to save time when serially shifting data through registers, it is sometimes advantageous to skip certain chips. the bypass register is a single-bit register that can be placed between the tdi and tdo balls. this enables data to be shifted through the sram with minimal delay. the by pass register is set low (v ss ) when the bypass instruction is executed. boundary scan register the boundary scan register is connected to all the input and bidirectional balls on the sram. the x36 configuration has a 73-bit-long register, and the x1 8 configuration has a 54-bit-long register. the boundary scan register is loaded with the contents of the ram i/o ring when the tap controll er is in the capture-dr state and is then placed between the tdi and tdo balls when the controller is moved to the shift-dr state. the extest, sample/preload, and sample z instructions can be used to capture the conten ts of the i/o ring. the boundary scan order tables show the order in which the bits are connected. each bit corresponds to one of the bumps on the sram package. the msb of the re gister is connected to tdi and the lsb is connected to tdo. identification (id) register the id register is loaded with a vendor-specific, 32-bit code during the capture-dr state when the idcode command is loaded in the instruction register . the idcode is hardwired into the sram and can be shifted out when the tap controller is in the shift-dr state. the id regist er has a vendor code and other information described in the section identification register definitions on page 19 . [+] feedback
cy7c1480bv33, cy7c14 82bv33, cy7c1486bv33 document number: 001-15145 rev. *f page 14 of 36 tap instruction set overview eight different instructions are possible with the three-bit instruction register. all combinations are listed in identification codes on page 19 . three of these instructions are listed as reserved and must not be used. the other five instructions are described in detail in this section. the tap controller used in this sram is not fully compliant to the 1149.1 convention because some of the mandatory 1149.1 instructions are not fully implemented. the tap controller cannot be used to load address data or control signals into the sram and cannot preload the i/o buffers. the sram does not implement the 1149.1 commands extest or intest or the preload portion of sample/preload; rather, it per forms a capture of the i/o ring when these instructions are executed. instructions are loaded into the tap controller during the shift-ir state when the instruction register is placed between tdi and tdo. during this state, instructions are shifted through the instruction register through the tdi and tdo balls. to execute the instruction after it is shifted in, the tap controller must be moved into the update-ir state. extest extest is a mandatory 1149.1 instruction, which must be executed whenever the instructi on register is loaded with all zeros. extest is not implemented in this sram tap controller, and therefore this device is not compliant to 1149.1. the tap controller does recognize an all-zero instruction. when an extest instruction is loaded into the instruction register, the sram responds as if a sample/preload instruction has been loaded. there is one difference between the two instructions. un like the sample/preload instruction, extest places the sram outputs in a high z state. idcode the idcode instruction causes a vendor-specific, 32-bit code to be loaded into the instruction register. it also places the instruction register between the tdi and tdo balls and enables the idcode to be shif ted out of the device when the tap controller enters the shift-dr state. the idcode instruction is loaded into the instruction register at power-up or whenever the tap controller is in a test logic reset state. sample z the sample z instruction caus es the boundary scan register to be connected between the tdi and tdo balls when the tap controller is in a shift-dr state. it also places all sram outputs into a high z state. sample/preload sample/preload is a 1149.1 m andatory instruction. the preload portion of this instru ction is not implemented, so the device tap controller is not fully 1149.1 compliant. when the sample/preload instruction is loaded into the instruction register and the tap controller is in the capture-dr state, a snapshot of data on the inputs and bidirectional balls is captured in the boundary scan register. be aware that the tap controller clock can only operate at a frequency up to 10 mhz, while the sram clock operates more than an order of magnitude faster. because there is a large difference in the clock frequencies, it is possible that during the capture-dr state, an input or output may undergo a transition. the tap may then try to capture a signal when in transition (metastable state). this does not harm the device, but there is no guarantee as to the value that may be captured. repeatable results may not be possible. to guarantee that the boundary scan register captures the correct value of a signal, the sram signal must be stabilized long enough to meet the tap controller?s capture setup plus hold time (t cs plus t ch ). the sram clock input might not be captured correctly if there is no way in a design to stop (or slow) the clock during a sample/preload instruction. if th is is an issue, it is still possible to capture all other signals and simply ignore the value of the clk captured in the boundary scan register. after the data is captured, the data is shifted out by putting the tap into the shift-dr state. this places the boundary scan register between the tdi and tdo balls. note that because the preload part of the command is not implemented, putting the tap to the update-dr state when performing a sample/preload instruction has the same effect as the pause-dr command. bypass when the bypass instruction is loaded in t he instruction register and the tap is placed in a shift-dr state, the bypass register is placed between the tdi and tdo balls. the advantage of the bypass instructio n is that it shortens the boundary scan path when multiple devices are connected together on a board. reserved these instructions are not im plemented but are reserved for future use. do not use these instructions. [+] feedback
cy7c1480bv33, cy7c14 82bv33, cy7c1486bv33 document number: 001-15145 rev. *f page 15 of 36 tap controller state diagram test-logic reset run-test/ idle select dr-scan select ir-scan capture-dr shift-dr capture-ir shift-ir exit1-dr pause-dr exit1-ir pause-ir exit2-dr update-dr exit2-ir update-ir 1 1 1 0 1 1 0 0 1 1 1 0 0 0 0 0 0 0 0 0 1 0 1 1 0 1 0 1 1 1 1 0 [+] feedback
cy7c1480bv33, cy7c14 82bv33, cy7c1486bv33 document number: 001-15145 rev. *f page 16 of 36 tap controller block diagram bypass register 0 instruction register 0 1 2 identification register 0 1 2 29 30 31 . . . boundary scan register 0 1 2 . . x . . . selection circuitry tck tms tap controller tdi tdo selection circuitry [+] feedback
cy7c1480bv33, cy7c14 82bv33, cy7c1486bv33 document number: 001-15145 rev. *f page 17 of 36 3.3-v tap ac test conditions input pulse levels................................................v ss to 3.3 v input rise and fall times....................................................1 ns input timing reference levels...... .................................... 1.5 v output reference levels ................................................. 1.5 v test load termination supply voltage ............................. 1.5 v 2.5-v tap ac test conditions input pulse levels................................................ v ss to 2.5 v input rise and fall time .....................................................1 ns input timing reference levels.... .................................... 1.25 v output reference levels .............. ................................. 1.25 v test load termination supply vo ltage ........................... 1.25 v 3.3-v tap ac output load equivalent tdo 1.5v 20pf z = 50 o 50 tdo 1.25v 20pf z = 50 o 50 (0 c < t a < +70 c; v dd = 3.135 to 3.6 v unless otherwise noted) [8] parameter description test conditions min max unit v oh1 output high voltage i oh = ?4.0 ma, v ddq = 3.3 v 2.4 ? v i oh = ?1.0 ma, v ddq = 2.5 v 2.0 ? v v oh2 output high voltage i oh = ?100 a v ddq = 3.3 v 2.9 ? v v ddq = 2.5 v 2.1 ? v v ol1 output low voltage i ol = 8.0 ma v ddq = 3.3 v ? 0.4 v i ol = 1.0 ma v ddq = 2.5 v ? 0.4 v v ol2 output low voltage i ol = 100 a v ddq = 3.3 v ? 0.2 v v ddq = 2.5 v ? 0.2 v v ih input high voltage v ddq = 3.3 v 2.0 v dd + 0.3 v v ddq = 2.5 v 1.7 v dd + 0.3 v v il input low voltage v ddq = 3.3 v ?0.3 0.8 v v ddq = 2.5 v ?0.3 0.7 v i x input load current gnd < v in < v ddq ?5 5 a note 8. all voltages referenced to v ss (gnd). [+] feedback
cy7c1480bv33, cy7c14 82bv33, cy7c1486bv33 document number: 001-15145 rev. *f page 18 of 36 tap ac switchi ng characteristics over the operating range [9, 10] parameter description min max unit clock t tcyc tck clock cycle time 50 ? ns t tf tck clock frequency ? 20 mhz t th tck clock high time 20 ? ns t tl tck clock low time 20 ? ns output times t tdov tck clock low to tdo valid ? 10 ns t tdox tck clock low to tdo invalid 0 ? ns setup times t tmss tms setup to tck clock rise 5 ? ns t tdis tdi setup to tck clock rise 5 ? ns t cs capture setup to tck rise 5 ? ns hold times t tmsh tms hold after tck clock rise 5 ? ns t tdih tdi hold after clock rise 5 ? ns t ch capture hold after clock rise 5 ? ns tap timing figure 3. tap timing t tl test clock (tck) 123456 t est mode select (tms) t th test data-out (tdo) t cyc test data-in (tdi) t tmsh t tmss t tdih t tdis t tdox t tdov dont care undefined notes 9. t cs and t ch refer to the setup and hold time requirements of latching data from the boundary scan register. 10. test conditions are specified using t he load in tap ac test conditions. t r /t f = 1 ns. [+] feedback
cy7c1480bv33, cy7c14 82bv33, cy7c1486bv33 document number: 001-15145 rev. *f page 19 of 36 identification regi ster definitions instruction field cy7c1480bv33 (2 m 36) cy7c1482bv33 (4 m 18) cy7c1486bv33 (1 m 72) description revision number (31:29) 000 000 000 describes the version number device depth (28:24) 01011 01011 01011 reserved for internal use architecture/memory type(23:18) 000000 000000 0000 00 defines memory type and architecture bus width/density(17:12) 100100 010100 110100 defines width and density cypress jedec id code (11:1) 00000110100 00000110100 00000110100 enables unique identification of sram vendor id register presence indicator (0) 1 1 1 i ndicates the presence of an id register scan register sizes register name bit size ( 36) bit size ( 18) bit size ( 72) instruction 3 3 3 bypass 1 1 1 id 32 32 32 boundary scan order ? 165-ball fbga 73 54 ? boundary scan order ? 209-ball bga ? ? 112 identification codes instruction code description extest 000 captures the i/o ring contents. idcode 001 loads the id register with the ve ndor id code and places the register between tdi and tdo. this operation does not affect sram operations. sample z 010 captures i/o ring contents. pl aces the boundary scan register between tdi and tdo. forces all sram output drivers to a high z state. reserved 011 do not use: this instruct ion is reserved for future use. sample/preload 100 captures i/o ring contents. places the boundary scan register between tdi and tdo. does not affect sram operation. reserved 101 do not use: this instruct ion is reserved for future use. reserved 110 do not use: this instruct ion is reserved for future use. bypass 111 places the bypass register between tdi and tdo. this operation does not affect sram operations. [+] feedback
cy7c1480bv33, cy7c14 82bv33, cy7c1486bv33 document number: 001-15145 rev. *f page 20 of 36 boundary scan exit order (2 m 36) bit # 165-ball id bit # 165-ball id bit # 165-ball id bit # 165-ball id 1 c1 21 r3 41 l10 61 b8 2d1 22 p2 42k11 62 a7 3e1 23 r4 43j11 63 b7 4d2 24 p6 44k10 64 b6 5 e2 25 r6 45 j10 65 a6 6f1 26 n6 46h11 66 b5 7g1 27p11 47g11 67 a5 8f2 28 r8 48f11 68 a4 9g2 29 p3 49e11 69 b4 10 j1 30 p4 50 d10 70 b3 11 k1 31 p8 51 d11 71 a3 12 l1 32 p9 52 c11 72 a2 13 j2 33 p10 53 g10 73 b2 14 m1 34 r9 54 f10 15 n1 35 r10 55 e10 16 k2 36 r11 56 a10 17 l2 37 n11 57 b10 18 m2 38 m11 58 a9 19 r1 39 l11 59 b9 20 r2 40 m10 60 a8 boundary scan exit order (4 m 18) bit # 165-ball id bit # 165-ball id bit # 165-ball id 1d2 19r8 37 c11 2e2 20p3 38 a11 3f2 21p4 39 a10 4g2 22p8 40 b10 5j1 23p9 41 a9 6 k1 24 p10 42 b9 7l1 25r9 43 a8 8 m1 26 r10 44 b8 9n1 27r11 45 a7 10 r1 28 m10 46 b7 11 r2 29 l10 47 b6 12 r3 30 k10 48 a6 13 p2 31 j10 49 b5 14 r4 32 h11 50 a4 15 p6 33 g11 51 b3 16 r6 34 f11 52 a3 17 n6 35 e11 53 a2 18 p11 36 d11 54 b2 [+] feedback
cy7c1480bv33, cy7c14 82bv33, cy7c1486bv33 document number: 001-15145 rev. *f page 21 of 36 boundary scan exit order (1 m 72) bit # 209-ball id bit # 209-ball id bit # 209-ball id bit # 209-ball id 1 a1 29 t1 57 v10 85 c11 2a2 30t2 58u11 86c10 3 b1 31 u1 59 u10 87 b11 4b2 32u2 60t11 88b10 5 c1 33 v1 61 t10 89 a11 6c2 34v2 62r11 90a10 7 d1 35 w1 63 r10 91 a9 8d2 36w2 64p11 92u8 9 e1 37 t6 65 p10 93 a7 10 e2 38 v3 66 n11 94 a5 11 f1 39 v4 67 n10 95 a6 12 f2 40 u4 68 m11 96 d6 13 g1 41 w5 69 m10 97 b6 14 g2 42 v6 70 l11 98 d7 15 h1 43 w6 71 l10 99 k3 16 h2 44 u3 72 p6 100 a8 17 j1 45 u9 73 j11 101 b4 18 j2 46 v5 74 j10 102 b3 19 l1 47 u5 75 h11 103 c3 20 l2 48 u6 76 h10 104 c4 21 m1 49 w7 77 g11 105 c8 22 m2 50 v7 78 g10 106 c9 23 n1 51 u7 79 f11 107 b9 24 n2 52 v8 80 f10 108 b8 25 p1 53 v9 81 e10 109 a4 26 p2 54 w11 82 e11 110 c6 27 r2 55 w10 83 d11 111 b7 28 r1 56 v11 84 d10 112 a3 [+] feedback
cy7c1480bv33, cy7c14 82bv33, cy7c1486bv33 document number: 001-15145 rev. *f page 22 of 36 maximum ratings exceeding maximum ratings may shorten the useful life of the device. user guidelines are not tested. storage temperature...... ............ ............... ?65 c to +150 c ambient temperature with power applied ..... .............. .............. .......... ?55 c to +125 c supply voltage on v dd relative to gnd ........?0.3 v to +4.6 v supply voltage on v ddq relative to gnd....... ?0.3 v to +v dd dc voltage applied to outputs in tri-state...........................................?0.5 v to v ddq + 0.5 v dc input voltage .................................. ?0.5 v to v dd + 0.5 v current into outputs (low) ......................................... 20 ma static discharge voltage.......................................... > 2001 v (mil-std-883, method 3015) latch-up current .................................................... > 200 ma operating range range ambient temperature v dd v ddq commercial 0 c to +70 c 3.3 v ? 5% / + 10% 2.5 v ? 5% to v dd industrial ?40 c to +85 c electrical characteristics over the operating range [11, 12] parameter description test conditions min max unit v dd power supply voltage 3.135 3.6 v v ddq i/o supply voltage for 3.3-v i/o 3.135 v dd v for 2.5-v i/o 2.375 2.625 v v oh output high voltage for 3.3-v i/o, i oh = ?4.0 ma 2.4 ? v for 2.5-v i/o, i oh = ?1.0 ma 2.0 ? v v ol output low voltage for 3.3-v i/o, i ol = 8.0 ma ? 0.4 v for 2.5-v i/o, i ol = 1.0 ma ? 0.4 v v ih input high voltage [11] for 3.3-v i/o 2.0 v dd + 0.3 v v for 2.5-v i/o 1.7 v dd + 0.3 v v v il input low voltage [11] for 3.3-v i/o ?0.3 0.8 v for 2.5-v i/o ?0.3 0.7 v i x input leakage current except zz and mode gnd v i v ddq ?5 5 a input current of mode input = v ss ?30 ? a input = v dd ?5 a input current of zz input = v ss ?5 ? a input = v dd ?30 a i oz output leakage current gnd v i v ddq, output disabled ?5 5 a i dd [13] v dd operating supply current v dd = max, i out = 0 ma, f = f max = 1/t cyc 4.0 ns cycle, 250 mhz ? 500 ma 5.0 ns cycle, 200 mhz ? 500 ma 6.0 ns cycle, 167 mhz ? 450 ma i sb1 automatic ce power-down current?ttl inputs v dd = max, device deselected, v in v ih or v in v il f = f max = 1/t cyc 4.0 ns cycle, 250 mhz ? 245 ma 5.0 ns cycle, 200 mhz ? 245 ma 6.0 ns cycle, 167 mhz ? 245 ma notes 11. overshoot: v ih (ac) < v dd +1.5v (pulse width less than t cyc /2). undershoot: v il (ac) > ?2v (pulse width less than t cyc /2). 12. power-up: assumes a linear ramp from 0v to v dd (min.) within 200 ms. during this time v ih < v dd and v ddq < v dd . 13. the operation current is calculated with 50% read cycle and 50% write cycle. [+] feedback
cy7c1480bv33, cy7c14 82bv33, cy7c1486bv33 document number: 001-15145 rev. *f page 23 of 36 i sb2 automatic ce power-down current?cmos inputs v dd = max, device deselected, v in 0.3 v or v in > v ddq ? 0.3 v, f = 0 all speeds ? 120 ma i sb3 automatic ce power-down current?cmos inputs v dd = max, device deselected, or v in 0.3 v or v in > v ddq ? 0.3 v, f = f max = 1/t cyc 4.0 ns cycle, 250 mhz ? 245 ma 5.0 ns cycle, 200 mhz ? 245 ma 6.0 ns cycle, 167 mhz ? 245 ma i sb4 automatic ce power-down current?ttl inputs v dd = max, device deselected, v in v ih or v in v il , f = 0 all speeds ? 135 ma electrical characteristics over the operating range [11, 12] (continued) parameter description test conditions min max unit capacitance tested initially and after any design or proc ess change that may affect these parameters. parameter description test conditions 100-pin tqfp max 165-ball fbga max 209-ball fbga max unit c address address input capacitance t a = 25 c, f = 1 mhz, v dd = 3.3 v v ddq = 2.5 v 666pf c data data input capacitance 5 5 5 pf c ctrl control input capacitance 8 8 8 pf c clk clock input capacitance 6 6 6 pf c i/o i/o capacitance 5 5 5 pf thermal resistance tested initially and after any design or proc ess change that may affect these parameters. parameter description test conditions 100-pin tqfp package 165-ball fbga package 209-ball fbga package unit ja thermal resistance (junction to ambient) test conditions follow standard test methods and procedures for measuring thermal impedance, according to eia/jesd51. 24.63 16.3 15.2 c/w jc thermal resistance (junction to case) 2.28 2.1 1.7 c/w [+] feedback
cy7c1480bv33, cy7c14 82bv33, cy7c1486bv33 document number: 001-15145 rev. *f page 24 of 36 figure 4. ac test loads and waveforms output r = 317 r = 351 5pf including jig and scope (a) (b) output r l = 50 z 0 = 50 v l = 1.5 v 3.3 v all input pulses v ddq gnd 90% 10% 90% 10% 1 ns 1 ns (c) output r = 1667 r = 1538 5pf including jig and scope (a) (b) output r l = 50 z 0 = 50 v l = 1.25 v 2.5 v all input pulses v ddq gnd 90% 10% 90% 10% 1 ns 1 ns (c) 3.3 v i/o test load 2.5 v i/o test load [+] feedback
cy7c1480bv33, cy7c14 82bv33, cy7c1486bv33 document number: 001-15145 rev. *f page 25 of 36 switching characteristics over the operating range [14, 15] parameter description 250 mhz 200 mhz 167 mhz unit min max min max min max t power v dd (typical) to the first access [16] 1?1?1?ms clock t cyc clock cycle time 4.0 ? 5.0 ? 6.0 ? ns t ch clock high 2.0 ? 2.0 ? 2.4 ? ns t cl clock low 2.0 ? 2.0 ? 2.4 ? ns output times t co data output valid after clk rise ? 3.0 ? 3.0 ? 3.4 ns t doh data output hold after clk rise 1.3 ? 1.3 ? 1.5 ? ns t clz clock to low-z [17, 18, 19] 1.3 ? 1.3 ? 1.5 ? ns t chz clock to high-z [17, 18, 19] ? 3.0 ? 3.0 ? 3.4 ns t oev oe low to output valid ? 3.0 ? 3.0 ? 3.4 ns t oelz oe low to output low-z [17, 18, 19] 0?0?0?ns t oehz oe high to output high-z [17, 18, 19] ? 3.0 ? 3.0 ? 3.4 ns setup times t as address setup before clk rise 1.4 ? 1.4 ? 1.5 ? ns t ads adsc , adsp setup before clk rise 1.4 ? 1.4 ? 1.5 ? ns t advs adv setup before clk rise 1.4 ? 1.4 ? 1.5 ? ns t wes gw , bwe , bw x setup before clk rise 1.4 ? 1.4 ? 1.5 ? ns t ds data input setup before clk rise 1.4 ? 1.4 ? 1.5 ? ns t ces chip enable setup before clk rise 1.4 ? 1.4 ? 1.5 ? ns hold times t ah address hold after clk rise 0.4 ? 0.4 ? 0.5 ? ns t adh adsp , adsc hold after clk rise 0.4 ? 0.4 ? 0.5 ? ns t advh adv hold after clk rise 0.4 ? 0.4 ? 0.5 ? ns t weh gw , bwe , bw x hold after clk rise 0.4 ? 0.4 ? 0.5 ? ns t dh data input hold after clk rise 0.4 ? 0.4 ? 0.5 ? ns t ceh chip enable hold after clk rise 0.4 ? 0.4 ? 0.5 ? ns notes 14. timing reference level is 1.5 v when v ddq = 3.3 v and is 1.25 v when v ddq = 2.5 v. 15. test conditions shown in (a) of figure 4 on page 24 unless otherwise noted. 16. this part has an internal voltage regulator; t power is the time that the power needs to be supplied above v dd (minimum) initially before a read or write operation can be initiated. 17. t chz , t clz ,t oelz , and t oehz are specified with ac test conditions shown in part (b) of figure 4 on page 24 . transition is measured 200 mv from steady-state voltage. 18. at any supplied voltage and temperature, t oehz is less than t oelz and t chz is less than t clz to eliminate bus contention between srams when sharing the same data bus. these specifications do not imply a bus contention condit ion, but reflect parameters guaranteed over worst case user condi tions. device is designed to achieve high-z before low-z under the same system conditions. 19. this parameter is sampled and not 100% tested. [+] feedback
cy7c1480bv33, cy7c14 82bv33, cy7c1486bv33 document number: 001-15145 rev. *f page 26 of 36 switching waveforms figure 3 shows read cycle timing. [18] figure 3. read cycle timing t cyc t cl clk adsp t adh t ads address t ch oe adsc ce t ah t as a1 t ceh t ces gw, bwe, bwx d ata out (q) high-z t clz t doh t co adv t oehz t co single read burst read t oev t oelz t chz adv suspends burst. burst wraps around to its initial state t advh t advs t weh t wes t adh t ads q(a2) q(a2 + 1) q(a2 + 2) q(a1) q(a2) q(a2 + 1) q(a2 + 3) a2 a3 deselect cycle burst continued with new base address dont care undefined note 18. on this diagram, when ce is low: ce 1 is low, ce 2 is high, and ce 3 is low. when ce is high: ce 1 is high, ce 2 is low, or ce 3 is high. [+] feedback
cy7c1480bv33, cy7c14 82bv33, cy7c1486bv33 document number: 001-15145 rev. *f page 27 of 36 figure 4 shows write cycle timing. [19, 20] figure 4. write cycle timing switching waveforms (continued) t cyc t cl clk adsp t adh t ads address t ch oe adsc ce t ah t as a1 t ceh t ces bwe, bw x d ata out (q) high-z adv burst read burst write d(a2) d(a2 + 1) d(a2 + 1) d(a1) d(a3) d(a3 + 1) d(a3 + 2) d(a2 + 3) a2 a3 data in (d) extended burst write d(a2 + 2) single write t adh t ads t adh t ads t oehz t advh t advs t weh t wes t dh t ds gw t weh t wes byte write signals are ignored for first cycle when adsp initiates burst adsc extends burst adv suspends burst dont care undefined notes 19. on this diagram, when ce is low: ce 1 is low, ce 2 is high, and ce 3 is low. when ce is high: ce 1 is high, ce 2 is low, or ce 3 is high. 20. full width write can be initiated by either gw low; or by gw high, bwe low, and bw x low. [+] feedback
cy7c1480bv33, cy7c14 82bv33, cy7c1486bv33 document number: 001-15145 rev. *f page 28 of 36 figure 5 shows read-write cycle timing. [21, 22, 23] figure 5. read/write cycle timing switching waveforms (continued) t cyc t cl clk adsp t adh t ads address t ch oe adsc ce t ah t as a2 t ceh t ces bwe, bw x d ata out (q) high-z adv single write d(a3) a4 a5 a6 d(a5) d(a6) data in (d) burst read back-to-back reads high-z q(a2) q(a1) q(a4) q(a4+1) q(a4+2) t weh t wes q(a4+3) t oehz t dh t ds t oelz t clz t co back-to-back writes a1 dont care undefined a3 notes 21. on this diagram, when ce is low: ce 1 is low, ce 2 is high, and ce 3 is low. when ce is high: ce 1 is high, ce 2 is low, or ce 3 is high. 22. the data bus (q) remains in high-z following a write cycle, unless a new read access is initiated by adsp or adsc . 23. gw is high. [+] feedback
cy7c1480bv33, cy7c14 82bv33, cy7c1486bv33 document number: 001-15145 rev. *f page 29 of 36 figure 6 shows zz mode timing. [24, 25] figure 6. zz mode timing switching waveforms (continued) t zz i supply clk zz t zzrec a ll inputs (except zz) dont care i ddzz t zzi t rzzi outputs (q) high-z deselect or read only notes 24. device must be deselected when entering zz mode. see the section truth table on page 11 for all possible signal conditions to deselect the device. 25. dqs are in high z when exiting zz sleep mode. [+] feedback
cy7c1480bv33, cy7c14 82bv33, cy7c1486bv33 document number: 001-15145 rev. *f page 30 of 36 ordering information ta b l e 1 lists the key package features and ordering codes. the table cont ains only the parts that are cu rrently available. if you do n ot see what you are looking for, contact your local sales repres entative. for more information, visit the cypress website at www.cypress.com and refer to the product summary page at http://www.cypress.com/products . ordering code definitions table 1. key features and ordering informations part and package type ordering code speed (mhz) package diagram operating range 165-ball fbga (15 17 1.4 mm) pb-free cy7 c1480bv33-167bzxc 167 51-85165 commercial 100-pin tqfp (14 20 1.4 mm) pb-free cy7c1480bv33-167axi 51-85050 lndustrial 100-pin tqfp (14 20 1.4 mm) pb-free CY7C1480BV33-200AXC 200 51-85050 commercial 165-ball fbga (15 17 1.4 mm) cy7c1482bv33-200bzi 51-85165 lndustrial 165-ball fbga (15 17 1.4 mm) cy7c1480bv33-250bzi 250 51-85165 industrial temperature range: x = c or i c = commercial; i = industrial pb-free package type: xx = bz or ax bz = 165-ball fbga ax = 100-pin tqfp frequency range: xxx = 167 mhz or 200 mhz or 250 mhz v33 = 3.3 v die revision 148x = 1480 or 1482 1480 = scd, 2 mb 36 (72 mb) 1482 = scd, 4 mb 18 (72 mb) marketing code: 7c = sram company id: cy = cypress x cy 148x b - xxx xx 7c v33 x [+] feedback
cy7c1480bv33, cy7c14 82bv33, cy7c1486bv33 document number: 001-15145 rev. *f page 31 of 36 package diagrams figure 7. 100-pin tqfp (14 20 1.4 mm) 51-85050 *d [+] feedback
cy7c1480bv33, cy7c14 82bv33, cy7c1486bv33 document number: 001-15145 rev. *f page 32 of 36 figure 8. 165-ball fbga (15 17 1.4 mm) package diagrams (continued) 51-85165 *c [+] feedback
cy7c1480bv33, cy7c14 82bv33, cy7c1486bv33 document number: 001-15145 rev. *f page 33 of 36 figure 9. 209-ball fbga (14 22 1.76 mm) package diagrams (continued) 51-85167 *a [+] feedback
cy7c1480bv33, cy7c14 82bv33, cy7c1486bv33 document number: 001-15145 rev. *f page 34 of 36 reference information acronyms document conventions units of measure table 2. acronyms acronym description fbga fine-pitch ball grid array i/o input/output jtag joint test action group lsb least significant bit msb most significant bit pll phase-locked loop sram static random access memory tap test access port tck test clock tdi test data-in tdo test data-out tms test mode select tqfp thin quad flat pack table 3. units of measure symbol unit of measure c degree celcius kw kilo ohm mhz megahertz a microampere s microsecond ma milliampere mm millimeter ms millisecond mv millivolt ns nanosecond wohm % percent pf picofarad vvolt wwatt [+] feedback
cy7c1480bv33, cy7c14 82bv33, cy7c1486bv33 document number: 001-15145 rev. *f page 35 of 36 document history page document title: cy7c1480bv33/cy7c1482bv33/cy7c1486bv33, 72-mbit (2 m 36/4 m 18/1 m 72) pipelined sync sram document number: 001-15145 revision ecn orig. of change submission date description of change ** 1024385 vkn/kkvtmp see ecn new datasheet *a 2183566 vkn/pyrs see ecn converted from preliminary to final added footnote 14 related to idd *b 2898663 njy 03/24/2010 removed inactive parts from ordering information table; updated package diagram. *c 2905654 vkn 06/04/2010 removed inactive parts cy7c1480bv33-167axc,cy7c1480bv33-200bzxi from the ordering information table. *d 3069168 njy 10/23/10 the part cy7c1482bv33-200bzx c is not available in oracle plm and therefore, it has been removed from the ordering information list. added ordering code definitions. *e 3207715 njy 03/28/2011 updated ordering information . updated package diagrams . updated in new template. *f 3298193 osn 06/30/2011 updated template and st yles to meet current cy standards. added acronyms and units tables. updated package diagram: 51-85165 ? *b to *c revision [+] feedback
document number: 001-15145 rev. *f revised june 30, 2011 page 36 of 36 i486 is a trademark and intel and pentium are registered trademarks of intel corporation. all products and company names mentio ned in this document may be the trademarks of their respective holders. cy7c1480bv33, cy7c14 82bv33, cy7c1486bv33 ? cypress semiconductor corporation, 2007-2011. the information contained herein is subject to change without notice. cypress s emiconductor corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a cypress product. nor does it convey or imply any license under patent or other rights. cypress products are not warranted nor intended to be used for medical, life support, life saving, critical control or safety applications, unless pursuant to an express written agreement wi th cypress. furthermore, cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. the inclusion of cypress products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies cypress against all charges. any source code (software and/or firmware) is owned by cypress semiconductor corporation (cypress) and is protected by and subj ect to worldwide patent protection (united states and foreign), united states copyright laws and internatio nal treaty provisions. cypress hereby grants to licensee a personal, non-exclusive, non-transferable license to copy, use, modify, create derivative works of, and compile the cypress source code and derivative works for the sole purpose of creating custom software and or firmware in su pport of licensee product to be used only in conjunction with a cypress integrated circuit as specified in the applicable agreement. any reproduction, modification, translation, compilation, or repre sentation of this source code except as specified above is prohibited without the express written permission of cypress. disclaimer: cypress makes no warranty of any kind, express or implied, with regard to this material, including, but not limited to, the implied warranties of merchantability and fitness for a particular purpose. cypress reserves the right to make changes without further notice to t he materials described herein. cypress does not assume any liability arising out of the application or use of any product or circuit described herein. cypress does not authori ze its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. the inclusion of cypress? prod uct in a life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies cypress against all charges. use may be limited by and subject to the applicable cypress software license agreement. sales, solutions, and legal information worldwide sales and design support cypress maintains a worldwide network of offices, solution center s, manufacturer?s representatives, and distributors. to find t he office closest to you, visit us at cypress locations . products automotive cypress.co m/go/automotive clocks & buffers cypress.com/go/clocks interface cypress. com/go/interface lighting & power control cypress.com/go/powerpsoc cypress.com/go/plc memory cypress.com/go/memory optical & image sensing cypress.com/go/image psoc cypress.com/go/psoc touch sensing cyp ress.com/go/touch usb controllers cypress.com/go/usb wireless/rf cypress.com/go/wireless psoc solutions psoc.cypress.com/solutions psoc 1 | psoc 3 | psoc 5 [+] feedback

▲Up To Search▲

Price & Availability of CY7C1480BV33-200AXC

	To Download CY7C1480BV33-200AXC Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .